p-ISSN 2089-4864, e-ISSN 2722-2608
Website: https://ijres.iaescore.com/
We appreciate applications to serve as peer reviewers. If you wish to be a reviewer for the International Journal of Reconfigurable and Embedded Systems (IJRES), please fill out this form.
Please keep in mind that submitting this form does not ensure that you will be contacted for review. Our Academic Editors choose reviewers on a manuscript-by-manuscript basis. The most relevant scientists will be invited in each situation.
One of the benefits of serving as a reviewer is receiving a recognition certificate.
Contact us:
Staff email: ijres@iaesjournal.com
Reconfigurable System
Applications and design studies: implementation of novel designs on FPGAs establishing state-of-the-art in high-performance, low-power, security, or high-reliability. Designs leveraging unique capabilities of FPGA architectures or demonstrating significant improvements over alternative programmable technologies (e.g., CPU, GPU). Design studies or architecture explorations enabling improvement of FPGA architectures. Applications: security and cryptography; time sensitive/critical networks; big data, HPC, event processing; embedded computing and DSP; robotics, space, bioinformatics, automotive; safety and mission critical systems; deep learning and neural network. Approximate computing in FPGAs. Architectures: self-adaptive, evolvable; heterogeneous; low-power designs; approximate computing; fine-/coarse-/mixed-grained; embedded MPSoCs; interconnect (NoCs, …); resilient and fault tolerant. Benchmarks and evaluations; benchmarks-compute performance and/or power/cost efficiency in cloud/HPC; area, energy, and performance evaluation; comparative analysis of heterogeneous devices and frameworks for HPC. Cad for FPGAs: algorithms for synthesis, technology mapping, logic and timing optimization, clustering, placement, and routing of FPGAs. Novel design software for system-level partitioning, debug, and verification. Algorithms for modeling, analysis and optimization of timing and power. CAD for FPGAs: Placement, routing, retiming, log. Communication aware multiprocessor embedded systems. Communication centric design techniques at different abstraction levels. Compilation and programming languages. Design methods and tools: high-level languages and compilation; simulation and synthesis-estimation techniques; design space exploration; run-time systems and virtualization. Design space exploration (DSE) of reconfigurable and/or NoC-based systems; and self-reconfiguration and self-optimization for HPC. Design-flows for HHPC and HPRC. Domain specific languages (DSLs) for HHPC and HPRC; high-level and pure software programming for reconfigurable devices. Domain specific languages that target FPGAs. DSLs for HHPC and HPRC. FPGA architecture: architectures for programmable logic fabrics or their components, including routing, flexible logic cells, embedded blocks (memory, DSP, processors), and i/o interfaces. Novel commercial architectures and architectural features. FPGA Architecture: novel logic block architectures; combination of FPGA fabric and system blocks (DSP, processors, memories, etc.); design of routing fabric; I/O interfaces; new commercial architectures and architectural features. FPGA circuit design: circuits and layout techniques for the design of FPGAs. Impact of future process and design technologies on FPGAs as well as novel memory memory or nano-scale devices. Methods for analyzing and improving static and dynamic power, power and clock distribution, yield, manufacturability, security, reliability, and testability. FPGA Circuit Design: novel FPGA circuits and circuit level techniques, impact of process and design technologies, methods for analyzing and improving issues with soft errors, leakage, static and dynamic power, clocking, power grid, yield, manufacturability, reliability, test; studies on future device technologies (e.g. nanoscale, 3D gate) for FPGAs. FPGA compilation of legacy codes. FPGA technology: novel FPGA architectures and circuits; advances in CAD tools for FPGAs, in areas such as technology mapping, placement, routing, and others; high level design methodologies that permit FPGA design at higher levels of abstraction; and new applications for FPGAs, particularly for energy efficient and high-performance computation. FPGA-based and FPGA-like computing engines: systems and software for compiled accelerators, reconfigurable/adaptive computing, and rapid-prototyping. Programmable overlay architectures implemented using FPGAs. FPGAs and reconfigurable computing for software programmers. FPGAs and reconfigurable hardware accelerators for HPC, cloud and machine learning. FPGAs and reconfigurable hardware for internet of things (IoT). Heterogeneous high-performance computing (HHPC) and high-performance reconfigurable computing (HPRC) applications: HPC applications on multi/many-core CPUs, GPUs and FPGAs; HHPC and HPRC for scientific applications; HHPC and HPRC for machine learning and artificial intelligence; HHPC and HPRC for big-data applications; FPGAs for edge computing and bump-in-the-wire. High-level abstractions and tools for FPGAs: general-purpose and domain-specific languages, tools, and techniques to facilitate the design, debugging and verification of FPGA-based applications and systems. Novel hardware/software co-design and high-level synthesis methodologies enabling digital signal processing, compute acceleration, networking, machine learning, and embedded systems. Industrial case studies applying the topics above to domains such as HPC, networking, telecom, cloud computing and transportation systems. Industrial case studies: HPC, routers, mobile systems, transportation system, etc. Just in time hardware synthesis. Low power design of reconfigurable and multiprocessor socs. Networks and NoCs: novel NoC architectures for high-performance systems; systems software support for advanced NOC-based systems; NoC-aware compilation and runtime systems; mapping and scheduling for NoC-based systems; implementation case studies of reconfigurable and NoC-based systems. New paradigms for communication centric, adaptive and reconfigurable computing. On chip communication architectures (buses and networks on chip NoCs). OS and middleware for reconfigurable and multicore SoCs. Other: reliability, scalability, availability, and fault tolerance; reconfigurable computing education. Performance portability between CPU, GPU, and FPGA based systems. Performance portability between different FPGA platforms. Programming productivity for FPGAs. Reconfigurable and adaptive embedded socs. Reconfigurable computing. Reconfigurable platforms. Reconfigurable system-on-chip. Reconfigurable system design and verification. Runtime thermal and power management. Specification languages and design methodologies. Targeting FPGAs in the cloud. Toolchains for compiling DSLs to FPGAs. Tools, languages, frameworks, benchmarks, and DSE. Trends (in): teaching RC; surveys and future trends; benchmarks; emerging technologies; cyber-physical systems. Verification and evaluation techniques. VMs, middleware, run-time and operating systems for HHPC and HPRC.
Embedded System
8051 microcontroller programming; 8051 based advanced embedded systems design; Advance embedded signal and image processing; Advance signal and image processing; Advanced computer architecture; Advanced embedded system design; Application-specific processors/ devices; ARM Cortex-M series programming; ARM based advanced embedded systems design; AVR based advanced embedded systems design; C programming language for embedded applications; Controller area network (CAN) and CAN access programming language (CAPL)- CAN and CAPL programming; Digital signal processors and architectures; Digital system design; Embedded access technologies; Embedded automotive systems; Embedded computing; Embedded computing education; Embedded design cycle; Embedded hardware; Embedded hardware support; Embedded instrumentation and control; Embedded Linux; Embedded networking; Embedded of things; Embedded operating systems; Embedded programming languages; Embedded real time operating systems; Embedded signal and image processing; Embedded software; Embedded system; Embedded system architecture; Embedded testing techniques; Emerging technologies and applications; Emerging technologies/applications/principles; FPGA based embedded system design; Hardware/software co-design; Micro-controller based embedded systems design; Microcontrollers for embedded system design; Multimedia and signal coding; Network security and cryptography; Pic based advanced embedded systems design; Raspberry Pi; Real time embedded systems; Real-time operating system (RTOS) Programming; Sensors and actuators; Smart card technologies; Soft computing techniques; Wireless communications and networks.
VLSI Design
Advanced computational methods; Advanced computer architecture; Advanced CPLD based design; Advanced digital design; Advanced FPGA based design; Algorithms for VLSI design automation; Analog VLSI design; Analog and digital IC design; Analysis and design of digital systems using VHDL; Application-specific processors and devices; Business applications; CMOS sensors; Component and binding models; Device, circuit and systems; Hardware and software co-design; IC fabrication and testing; Industrial practices and benchmark suites; Integration with business logic; Integration with SOA; Micro electro mechanical system; Middleware; Multi-valued logic (MVL) circuits; Nano-electronics devices; Networked embedded systems; Policy-based management; Programming abstractions; Recent trends; Service-oriented architectures; Testing techniques; VLSI design and IC technology; VLSI for bio-engineering; VLSI for ESDM; VLSI for instrumentation-s and controls; VLSI for wireless communications 5G and beyond; VLSI signal processing; Asynchronous system design; CMOS rf circuit design; Computational methods for VLSI; Computer aided VLSI design; Cryptology and crypto chip design; Data structure and algorithm analysis; Design of VLSI system; Digital image processing for VLSI; Digital logic with Verilog; Digital signal processing structures for VLSI; Digital system design; Electronic design automation tools; Electronic packaging; Embedded systems: high-level synthesis for VLSI systems; Functional and formal verification; Hardware-software co-design; HDL languages used for VLSI: Verilog and VHDL; HDL modelling; Low power VLSI design; Mems and IC integration; Mixed – signal circuit design; Modelling and synthesis with Verilog HDLMOS circuit design; Nano technology; PCB designing; Process, devices and circuit simulation; RF and bio MEMS; Simulation, synthesis and verification of integrated circuits and systems; Solid state electronics devices; System on programmable chip design; Thermal design of electronic equipment; VLSI architectures, algorithms, methods and tools for modelling; VLSI process technology; VLSI system testing; VLSI test and testability
Embedded Internet of Things (IoT)
Application-specific hardware designs for IoT; Case study for cybersecurity, privacy risks, safety and reliability; Connectivity and programming of IoT device using wireless transport and MQTT protocol; Constrained application protocol (CoAP); Design principles and methodologies used in IoT systems; Edge computing using embedded devices; Efficient and accurate machine learning usage with embedded devices; Embedded system design addressing one or more of the following IoT issues: energy-efficiency, resiliency, scalability, longevity, cost, device heterogeneity, and standardization; Emerging IoT applications using new generation embedded devices; Evolution and technologies used in IoT; Explore IoT security laws; Firmware design and development methodologies; Hardware design for IoT; Hardware–software co-design for IoT systems and applications; Illustration and evolution of 5G myriad IoT applications including smart cities, water waste, and agriculture; IoT applications; IoT cloud architecture, primarily Azure; IoT embedded system programming, sensors and components; IoT security; IoT stacks and usage on sensors; IPv6 low-power personal area networks (6LoWPAN); Lightweight application-layer service discovery protocol; Microcontroller design and performance analysis within IoT applications; Middleware for embedded systems; New sensor/actuator design for IoT; Novel security and privacy methods leveraging embedded device hardware and/or software; Real-time data analytics using embedded devices; Routing protocol for Low power lossy networks (RPL); Simple service location protocol (SSLP); Telematic networks; WebLogic web services: Representational state transfer (REST) and Java API for RESTful web services (JAX-RS); Wireless sensor network design and implementation for IoT systems.